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A B S T R A C T
The CBC3 is the latest version of the CMS Binary Chip for readout of the outer radial region of the upgradedCMS Tracker at the High Luminosity LHC. This 254-channel, 130 nm CMOS ASIC is designed to be bump-bondedto a substrate to which sensors will be wire-bonded. It will instrument double-layer 2S-modules, containing twooverlaid silicon microstrip sensors, aligned with a parallel orientation. On-chip logic identifies Level-1 triggerprimitives from high transverse-momentum tracks by selecting correlated clusters in the two sensors. The CBC3was delivered in late 2016; wafer probing and performance tests have been carried out. Several prototype modulesusing the CBC3 have been produced and tested in the lab and in different beams. The results show that the CBC3satisfies CMS requirements and only small corrections are needed for the final version of the chip for production.
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1. Introduction
The High Luminosity LHC (HL-LHC) sets stringent requirements fora new CMS silicon tracker [1], such as finer granularity, new powerdistribution, and capabilities to keep event rates in the Level-1 triggerunder control. New trigger functionality will be achieved by providingouter tracker data to the trigger, using sensor modules constructedwith two silicon microstrip planes separated (radially in the barrelregion) by a few mm and on-chip logic in the readout chip selectingcorrelated hit clusters in the two sensors to identify trigger primitivesfrom high transverse-momentum tracks. These so-called ‘‘stubs" are thenformed into tracks by processors outside the detector. Stubs which areconsistent with a track of transverse momentum 𝑝𝑇 ≳ 2GeV∕𝑐 are passedto the track-finding processors. The outer tracker consists of an innerpart containing modules with pixel–strip sensor pairs (PS-modules) and
∗ Corresponding author.E-mail address: k.uchida@imperial.ac.uk (K. Uchida).1 Present address: Fermi National Accelerator Laboratory PO Box 500 Batavia, IL 60510-5011.
an outer part containing modules with strip–strip sensor pairs (2S-modules) [1]. The CBC is a binary readout ASIC designed in 130 nmCMOS technology for the 2S-modules.
2. CBC development
A series of prototypes (CBC1, CBC2, and CBC3) has been developedas the system design and requirements evolved, gradually incorporatingthe functionality required by CMS. The basic functionality implementedin the wire-bondable CBC1 [2] includes 128-channels with analoguefront-end preamplifier, shaper and comparator, followed by a binarypipeline memory, for sensors of either n-on-p or p-on-n polarity. TheCBC2 [3] was bump-bondable and added coincidence logic for identify-ing potential stubs, along with programmable cluster-width discrimina-tion and geometric-offset correction. It was designed with 254 channels,
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Fig. 1. CBC3 architecture.
so that adjacent channels could handle pairs of input signals from thetwo sensors.The CBC3 [4] is intended to meet the final specifications; it is a254-channel chip designed for the n-on-p sensors chosen by CMS andincludes all the logic necessary to identify stubs and transmit themfrom the module. Following the amplifier stage, comparator outputs arestored in a 512-deep digital pipeline to accommodate trigger latencies ofup to 12.8 μs. Several other new features are included in the design: the
CBC3 increased the resolution from single to half pitch for the clusterlocation and additional logic is provided to assemble a trigger datapacket containing status flags and up to three stubs per bunch-crossing,each of which consist of an 8-bit address and 4-bit bend information.This data packet is divided into five bytes and transmitted from theASIC via five differential SLVS output drivers operating at 320Mb∕s,thus allowing the complete data packet to be sent in one 25 ns bunchcrossing interval. The control interface was designed to accept serial
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Fig. 2. A CBC3 chip prepared for evaluation on a PCB using wire-bonded connections. Theleft-side pads are intended for probe-testing on a wafer and provide power, and controldata connections. On the right-hand side, 8 signal input pads designed for bump-bondingcan be connected to different load capacitances.
Fig. 3. A CBC3 bump-bonded to a PCB, and wire-bonded to a sensor, ready for insertionin a test beam.
8-bit differential SLVS command words at 320Mb∕s. An on-chip 40MHzclock is derived from a pattern coded in the command word, the phase ofwhich is adjusted to match signals from collisions using a programmableDelay-Locked Loop (DLL). The pipeline and I2C registers have also beenredesigned to increase the radiation tolerance compared with the CBC2.In the CBC3, logic is implemented to curtail long duration (multi-clockcycle) hits resulting from HIP (highly ionising particle) [5] events whichcauses long duration signals from nuclear recoils in the sensor. Themaximum number of clock cycles allowed for these long duration hitsis configurable. The CBC3 architecture is summarised in Fig. 1.Eight wafers were delivered, before solder-bump metallisation, in ashared multi-project submission, with 186 CBC3 chips on each wafer.Chips diced from one untested wafer were used to quickly assembleseveral simple one-chip modules using wire bonding (Fig. 2) insteadof bumping. These enabled the injection of test signals of a preciselyknown size, and the addition of external capacitances for evaluatingperformance with different loads. Five further wafers were metallisedwith solder bumps and diced after good die had been identified bytesting each one in detail on a wafer prober instrumented with adedicated data acquisition system. CBC3s from these wafers were bump-bonded onto suitable PCBs by heating the chips on a solder-reflowstation, before assembling the modules with sensors (Fig. 3).
3. CBC3 functionality test
The analogue front-end performance was evaluated with the single-chip wire-bonded modules. The parameters can be set by means ofvalues stored in I2C registers. In this way the parameters of a band-gap circuit, bias currents, a global comparator threshold (VCTH), andchannel offsets are tuned to define the correct pulse shape and optimiseperformance.The band-gap voltage is used by a low dropout (LDO) circuit to createa reference voltage (VDDA) which is twice the band-gap value and this isfixed individually for each chip by 6 electrically programmable polysil-icon resistors (e-fuses) at wafer probing time. The tuning resolution is
∼1.7mV and the target value chosen to be 520mV.The analogue front-end operates with a set of bias currents consistentwith simulations, and a total analogue current of∼80mA per chip. VCTHis generated by a 10-bit resistor ladder DAC and excellent linearity(∼0.6 LSB non-linearity) is achieved over the full range from 0 to 1V.The pedestal level of each channel is adjusted by means of an offset.First VCTH is scanned over a wide range, producing a set of Gaussianerror functions (s-curves), to establish for each channel the value atwhich it fires 50% of the time. Then the offset for each channel isadjusted to match its central VCTH value to the average value for allchannels. The tuned VCTH values have an rms variation of ∼0.3mV(∼50 e) as shown in Fig. 4. The rms noise values corresponding to the s-curve width were measured for several load values at room temperature,as shown in Fig. 5, together with results from simulations. From themeasurements made at room temperature, we conclude that the CBC3satisfies the requirement that the Equivalent Noise Charge (ENC) shouldbe ∼1000 e up to 10 pF at the expected operating temperature in CMS(typically −20 ◦C).The signal shape can be obtained by measuring the threshold levelwhich fires the comparator while scanning the signal timing. Fig. 6shows the pulse shape for an internal test pulse charge of ∼1 fC withadded external capacitance in the range 7 to 12 pF, where only smalleffects on the pulse shapes and peaking times are visible. The peakingtime and the pulse width are measured to be ∼20 ns and less than 50 nsrespectively. The gain has been measured to be ∼48mV∕fC which isconsistent with simulation. A channel to channel variation of around
5% in the gain (peak height) has been measured for the 8 externallyaccessible channels of the chip visible in Fig. 7. The signal shapes forexternally injected charges up to 10 fC using a small external capacitor(overall input capacitance < 1 pF) in Fig. 8 are also consistent withsimulation, and show that for normal amplitude signals the pulse shapeduration remains acceptably short.The effect of HIPs and the suppression logic were also tested byinjecting a large signal charge into one channel. The effect was confinedwithin 7 channels, where only nearest neighbour strips were foundto have tails extending more than 1 μs after the HIP signal. The logicsuccessfully suppresses the long duration hits observed in the centralthree channels and almost no dead time is observed for the remainingchannels.
4. CBC3 wafer test
The test system was developed initially using single-chip wire-bonded modules and later adapted for the wafer probing system.The tests implemented are for I2C functionality, power consumption,pipeline, stub logic and DLL operation, and for channel uniformity.Correct I2C register operation is required for a chip to be useful.During the test, a chip ID is defined by programming a register viaa set of e-fuses. The stub data were checked by comparing them insoftware with the equivalent correlation logic operating on recordedtriggered data. The stub logic was also checked with different settingsof the programmable cluster-width discrimination and geometric-offsetcorrection, and creating various hit patterns by adjusting VCTH andchannel mask settings. A small number of inconsistent stub addresses
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Fig. 4. Pedestal s-curves for all 254 channels of one CBC3 after offset tuning. Data arethe blue points, with errors and fit functions in red. (For interpretation of the referencesto colour in this figure legend, the reader is referred to the web version of this article.)
Fig. 5. ENC values vs external capacitance load, compared with simulations at twotemperatures.
Fig. 6. Pulse shapes for internal test pulse charge of ∼1 fC with added external capaci-tance. 1VCTH unit = 1.07mV for this chip.
Fig. 7. Pulse shapes produced by injecting a charge of 1.8 fC into the 8 externallyaccessible channels.
Fig. 8. Pulse shapes for different values of externally injected charge. An input charge of
∼2.5 fC corresponds to the MIP signal expected for a silicon thickness of 200 μm.
and bend information were found due to typographical errors in thestub logic circuit description in the HDL code which were not identifiedat the simulation stage.Wafer probing was carried out at the full 320 MHz clock frequencyon 8 wafers with an average yield of ∼85%. The largest failure categorywas due to channel non-uniformity where a gain variation of more than
±10% or the existence of defective channels leads to rejection.
5. Radiation tests
Total Ionising Dose (TID) tolerance of the pipeline in the CBC3was enhanced compared to the CBC2 by a design change to use PMOSand enclosed NMOS transistors. The effect of TID appears as a leakagecurrent increase in the digital circuitry, from a pre-irradiation valueof ∼30mA, and was studied using a CERN X-ray irradiation facility.The results are being prepared for separate publication. In summary,the digital current was observed to increase up to ∼10 kGy and thendecline. The pedestals, noise, and gains were observed to be stableduring irradiation; the performance is insensitive to TID.To estimate the maximum digital current increase in HL-LHC con-ditions, chips were irradiated at dose rates from 0.1 to 20 kGy∕h andseveral temperatures between −20◦ and +20 ◦C; extrapolations werethen made to HL-LHC conditions (<0.01 kGy∕h for 2S-modules) using anextension of the ATLAS FeI4 radiation damage model [6]. The estimatedmaximum digital current increase on a chip in the worst case location atHL-LHC is 3.5mA which corresponds to ∼1.3% increase in total powerconsumption. The small temporary current increase is not a concern sothis and other results demonstrate that CBC3 performance is sufficientlyinsensitive to TID.I2C registers and pipeline logic must be corrected at suitable inter-vals following Single Event Upsets (SEU) and the SEU rate should be lowenough to allow sufficiently long periods of operation before resets. TheSEU tolerance of the I2C registers implemented with triplicated logiccells in the CBC2 was lower than expected, owing to limited spatialseparation of the cells, so in the CBC3 these were replaced by Whitakercells [7], which is also used in the pipeline logic since CBC2; a sufficientSEU tolerance of the Whitaker cells in pipeline logic was observed andthe tolerance was also estimated to be better than that of triplicatedlogic cells in the I2C registers.SEU tolerance was tested in a proton beam at the Light Ion Facilityin the Cyclotron Resource Centre of Louvain. The energy of the beamwas 62MeV and the flux was 2.3×108 cm−2s−1. The SEU cross section atthis proton energy can be used as the average value in the outer trackerregion at HL-LHC [8]. The HL-LHC rate was estimated by scaling thebeam to the flux of 7×106 cm−2s−1, estimated from FLUKA simulations,at a radius of 68 cm, which corresponds to the innermost layer of 2S-modules.
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Fig. 9. Hit efficiency with respect to the incident beam position relative to CBC3 stripcentres, which are located at 0 and 1. Each set of data points refers to a different delaywith respect to the Hit Detect signal as described in the text. The data are grouped into
3.125 ns TDC bins. Efficiency falls as events are delayed with respect to the trigger.
For the pipeline logic, an upper limit on the error rate of 1.2 ×
10−5 s−1/chip was obtained, which is easily acceptable with the expectedfast system resets, which take only a couple of clock cycles. SEU bit-flipswere observed in the I2C registers, whose source was identified to be ininverters in write and reset logic. However, the rate was improved byan order of magnitude compared to the CBC2 and estimated to be 1.5bit-flip per chip per day for the CBC3, which is low enough for operationand only a few % of these registers are the global chip configurations.Continuous monitoring of the registers with reconfiguration upon errordetection is also practical.
6. Beam tests with sensors
Single-sensor modules have been tested in the CERN H8 beamline parasitically with studies for the UA9 experiment where a precisetelescope is available [9]. A module with a single Hamamatsu PhotonicsK.K. (HPK) n-on-p sensor of 2.0 cm length, 300 μm thickness, and 90 μmpitch microstrips was placed in a pion beam at 180 GeV and a xenonion beam at 150AGeV.In the pion beam, the pedestals were stable, with typical noise∼800 e;the resolution was measured to be 25 μm, very close to expectation. Thehit efficiency was checked using straight tracks reconstructed by theUA9 telescope for different signal timings of the 40MHz system clockwith respect to the asynchronous pion beam.When a scintillator trigger occurs it is transmitted to the CBC3 butsynchronised to the 40MHz master clock, so the CBC3 trigger can haveup to 25 ns delay relative to the beam particle (once time of flightadjustments have been made). A TDC with a resolution of 3.125 nsrecorded the delay of the CBC3 trigger relative to the scintillator. Fig. 9shows the results of dividing the delay into eight intervals labelled 0 to7. The earliest signal with respect to the trigger goes into bin 7, and thelatest signal to bin 0. With a threshold set to ∼6 𝜎, the efficiency forsignals with good timing with respect to the Hit Detect signal is morethan 99% and gradually drops, especially in the region between strips,for late-arriving signals as can be seen in Fig. 9. Uniform hit efficiencyover the sensor for well timed signals is also demonstrated in Fig. 10.Using a xenon beam [10], data resembling HIP events could be taken,allowing confirmation of measurements made in the lab by injectingelectrical signals. Fig. 11 shows a summary of events, without the CBC3HIP logic enabled, from which signal evolution in xenon beam eventscan be inferred. As expected, only a small number of strips near to theone where the ion was incident are affected by the large signals, andsuppressing long duration events should be effective in reducing thealready small dead time. A check was also made using the pion beam
Fig. 10. Hit efficiency with respect to telescope coordinate 𝑥 and 𝑦, where strips arealigned parallel to 𝑦. A hit is a CBC3 cluster within 200 μm of the track reconstructed bythe telescope. Event selection used TDC information, and events were required to be inbins 5, 6 and 7 of Fig. 9.
Fig. 11. A 2D histogram which displays the average evolution in time of highly ionisingevents generated by xenon ions. The contents of the bins, normalised to the mostfrequently populated, is colour-coded as indicated.
data for possible HIP events; with very small statistics, the fraction ofevents with similar long tails was of order 10−4.
7. Conclusions
Test results demonstrate that the CBC3 will meet CMS requirements,once minor corrections are made. Further tests of the CBC3 and 2S-modules are ongoing and will continue in the coming year.
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